

Design of application specific non-linear ADC for neural signal recording in Brain Machine Interfaces

Pratibha Dwivedi, D. K. Mishra

Abstract— In the linear ADC the useful as well as the non-useful information is digitized with the same resolution. Non-linear analog to digital converter (NLADC) are designed in order to focus more on the segment where greater information is concentrated. In this work a NLADC is designed for neural signal recording to be used in biomedical sensor applications. This ADC utilizes the exponential quantization function, consolidated into linear SARADC such that the conversion is performed based on the non-linear quantization function. It is designed for 1.5 V supply voltage and implemented in 0.18 μm technology. The maximum resolution obtained is 9.7 bits and the minimum resolution is 2 bits. The clock frequency is 250 KHz. Its dynamic range is 64.1 dB, which is 15.9 dB higher than the linear ADC with 8 physical bits. It occupies an area of 0.03521 mm^2 and power dissipation of 31.04 μW has been achieved.

Index Terms— Analog to Digital converters, Binary to thermometer converter, Biomedical sensor application, Brain Machine Interfaces, non-linear ADC, op-amp, SAR logic.

1 INTRODUCTION

IN the last few years, there has been a growing interest for developing wireless sensing device for portable and implantable biomedical applications. These sensing devices are generally used for detecting and monitoring biomedical signals such as Electrocardiographic (ECG), Electroencephalography (EEG), Electromyography (EMG).

In the neuroscientific applications neural signal is recorded from hundreds of channels for analysis and signal processing. There are some major limitations for high density neural signal recording and these are bandwidth limitation and power dissipation.

Research is going on to develop various data reduction techniques. The techniques involve signal processing approaches such as discrete wavelet transform [1], [2], [3] and Walsh-Hadamard transform [4] to spike detection [5], [6] and spike sorting techniques [7]. In some techniques such as spike detection and spike sorting technique, there is loss of information which is not suitable for neuroscientific applications.

Another major concern for sensory system in biomedical application is the power dissipation; this has led researchers to develop a wide variety of techniques to reduce the power dissipation. The SAR block and DAC were replaced with the binary search algorithm in [8], DAC design has been modified in [9], split SARADC has been implemented in [10]. Particularly ADCs for implantable biomedical devices need microwatt operation to run on small batteries for decades. Therefore, energy efficiency is a critical challenge for ADCs design.

Non-linear ADCs are extremely useful in sensing application where the input signal and the background noise are spread out over a wide dynamic range. Non-linear ADCs can be implemented in two ways, the first technique is to linearly quantize the input signal and then map the output digital code according to the non-linear quantization function [11]. In the second approach the non-linear function of interest is consolidated into analog to digital conversion process such that the conversion is based on the non-linear function [12], [13], [14]. Later technique is more efficient in terms of power and area requirements.

In this work an 8 bit application specific NLADC is designed for neural signal recording. The NLADC is designed for 1.5 volt supply and implemented in 0.18 μm technology. This ADC is designed for low power applications using voltage scaling technique and its digital blocks are implemented using transmission gate logic.

2 EXPONENTIAL QUANTIZATION FUNCTION

Neural signal fall into the category of signals that have information concentrated at higher ends and for these signals the quantization function is needed, which are having increasing slope i.e., exponential quantization function. The exponential quantization function is interfused to the successive approximation analog to digital convertor in [15] to non-linearly digitize the neural signal.

$$V_{in, \min} = V_{bl} = (00\dots0)_{\text{binary}} \quad (1)$$


$$V_{in, \max} = V_{fs} - \text{LSB} = (11\dots1)_{\text{binary}} \quad (2)$$

- Pratibha Dwivedi is pursuing a masters degree program in microelectronics and VLSI Design from S. G.S. I. T. S. Indore (M. P.).

E-mail: pratibhads2805@gmail.com

- D. K. Mishra is currently Prof. and Head of the Department of Electronics and Instrumentation Engineering S. G.S. I. T. S. Indore (M. P.).

Figure 1: Piecewise linearly approximated exponential quantization function



V_{bl} is the baseline voltage (nearly 0V), V_{fs} is the full-scale input range for the ADC. The input output relationship for the exponential quantization function [15] is,

$$\begin{aligned} & [(B_{N-1} 2^{N-1} + \dots + b_0) / 2^N] \\ & = a[\exp\{(V_{in} - V_{bl} / V_{fs}) \times k\} - 1] \end{aligned} \quad (3)$$

The relationship between 'a' and 'k' is,

$$k = \ln[(1/a) + 1] \quad (4)$$

Hence, only 'a' controls the curvature of the exponential curve, the value of 'a' is 0.0019. Fig. 1 illustrates the piecewise linearly approximated exponential quantization function for 5 bit NLADC. The half range characteristics are divided into 2^5 segments and each segment has M bit of resolution. The junction points $[0, P_1, P_2, P_3, P_4]$ are on the desired exponential curve and the segments are digitized linearly. In this work $S=3$ and $M=4$.

3 BLOCK DIAGRAM

The NLADC uses a two step SARADC as shown in fig. 2, which works in three phases. First one is the sign detection phase, in this phase the input signal is compared with a certain threshold voltage V_{th} , which is temporarily set to the baseline voltage of the input signal.

After this comparison the MSB bit (sign bit) is determined and V_{ref} and V_{th} are set according to the sign bit [15]. The second phase is the offset cancellation phase, in this phase an ordinary offset cancellation technique is applied. The third phase is the conversion phase, in this phase successive approximation algorithm first find the segment in which the input is present, encoded by $b_6b_5b_4$, in three clock cycles. These three bits are

used to generate the seven bit thermometer code, which is used by segment selection block to generate two analog voltages related to the end point of the segment. An in-segment digitization occurs to determine the remaining bits, i.e., $b_3b_2b_1b_0$ in four clock cycles. At last, end of conversion signal goes high and resets the ADC, this completes one cycle of NLADC.




Figure 2: Block Diagram of two-step SARADC.

4 CIRCUIT IMPLEMENTATION

Fig. 3 shows the circuit diagram of two-step SARADC, the circuit uses a comparator, two Unity Gain Buffers (UGB), beta reference multiplier circuit, SAR block, binary to thermometer converter, unary weighted and binary weighted metal insulator metal capacitor array and MOS switches.

The SAR block used in this work consists of a ring counter and a shift register. At least $2N$ flip-flops are employed in this kind of SAR [16]. For low power requirements SAR block and binary to thermometer converter is designed using the transmission gate logic, binary to thermometer converter when designed using CMOS logic dissipates $44.38 \mu W$ while it consumes 235.4 nW when designed using transmission gate logic at a clock frequency of 250 KHz .

Two stage op-amp is used as a comparator as shown in fig. 4, which is equipped with a frequency compensation network. The offset of the comparator is 4.36 mV . The NMOS switch disconnects the compensating capacitor in both sign detection and conversion phases in order to speed-up the operation of the comparator, this switch is closed in the offset cancellation phase to put the comparator in the unity-gain feedback configuration.

Three stage op-amp is used as UGB as shown in fig. 5; they both are biased using the beta reference multiplier circuit (fig. 4), the value of resistance used in beta reference multiplier circuit is kept high, in order to prevent the system moving towards the instability.




Figure 3: Circuit Diagram of two- step SARADC.




Figure 4: Circuit Diagram of Beta Reference Multiplier Circuit and Comparator.




Figure 5: Circuit Diagram of Unity Gain Buffer.

TABLE 1
SUMMARY OF SIMULATED RESULTS FOR COMPARATOR AND UGB

Specification	Value	
	Comparator	UGB
Gain (dB)	60.49	64.04
Unity Gain Bandwidth (MHz)	8.11	6.22
CMRR (dB)	59.26	63.28
PSRR (dB)	38.42	67.26
Slew Rate (V/ μ s)	7.61	3.83
ICMR (V)	1	1
Power Dissipation (μ W)	9.27	13.91
Area (μ m ²)	769.47	794.27

4 SIMULATION RESULTS

The neural signal is downloaded from internet [17]. A pwl file is created which can be used in cadence using analoglib> Vpwl> path for pwl file. The standard deviation of the neural signal has been calculated and is found to be 42.6095 mV.




Figure 6: EEG Signal.

This signal is applied to the NLADC, the sampling frequency is 25KS/s, the output is shown in fig. 7; fig. 8 shows the transient power of NLADC.

Figure 7: Output Waveform of NLADC.




Figure 8: Transient Power of NLADC.




Figure 9: Layout of NLADC.

TABLE 2
SUMMARY OF SIMULATED RESULTS FOR NLADC

Specification	Value
Technology	0.18 μ m
Supply Voltage	1.5V
Clock Frequency	250 KHz
Power Dissipation	31.04 μ W
Area	0.03521 mm ²
Dynamic Range	64.1 dB

The dynamic range (DR) is calculated as it is done in [14], $V_{lsb, min}$ is the minimum LSB size.

$$DR = (V_{fs} / V_{lsb, min}) \quad (5)$$

The dynamic range is calculated to be 64.1 dB. The capacitors designed in [18] are modified and basic building blocks of SAR logic are modified in this work. The layout is shown in fig. 9 and requires an area of $190.56 \times 184.77 \mu m^2$.

4 CONCLUSION

In this work the non-linear ADC for neural signal recording has been successfully designed and implemented in 0.18 μm technology with the supply voltage of 1.5 V. The maximum resolution achieved is 9.7 bits and the minimum resolution achieved is 2 bits which leads to bit rate reduction. The NLADC has 8 physical bits. The dynamic range is 64.1 dB, which is 15.9 dB higher than its linear counterpart. It occupies an area of 0.03521 mm² and power dissipation of 31.04 μW has been achieved.

The design is most advantageous for the neuroscientific studies where the loss of information is not preferred. This design can also be used as an integrated circuit in biomedical sensor front end. Another advantage of this design is that, it intentionally reduces the noise in the system.

The future work will optimize the design for particular applications. The focus of the current work was to design the NLADC for low power supply voltage in order to reduce power consumption. In the next implementation, several improvements could be made to the architecture to improve the power dissipation of the NLADC.

REFERENCES

- [1] F. Zhang, M. Aghagolzadeh, and K. Oweiss, "An implantable neuroprocessor for multichannel compressive neural recording and on-the-fly spike sorting with wireless telemetry," in *Proc. IEEE Biomedical Circuits and Systems Conf.*, Paphos, Cyprus, Nov. 2010, pp. 3-6.
- [2] C. Durmortier, B. Gosselin, and M. Sawan, "Wavelet transforms dedicated to compress recorded ENGs from multichannel implants: Comparative architectural study," in *Proc. IEEE Int. Symp. Circuits and System*, Island of Kos, Greece, May 2006, pp. 2129-2132.
- [3] M. A. Shaeri, A. M. Sodagar, and H. Abrishami-Moghaddam, "A 64-channel neural signal processor/compressor based on Haar-Wavelet transform," in *Proc. 33rd Annu. Int. Conf. IEEE Engineering in medicine and Biology Soc.*, Boston, MA, USA, Aug. 2011, pp.
- [4] H. Hosseini-Nejad, A. M. Sodagar, and M. Lotfizad, "Data reduction in neural signal recording Microsystems based on Walsh-Hadamard transform, in *Proc. IEEE CASFEST Workshop on Brain Machine/Brain Computer Interfaces (BMI/BCI)*, Rio de Janeiro, Brazil, May 2011.
- [5] R. R. Harison, P. T. Watkins, R. J. Kier, R. O. Lovejoy, D. J. Black, B. Gregar, and F. Solzbaccher, "A low-power integrated circuit circuit for a wireless 100-electrode neural recording system," *IEEE J. Solid State Circuits*, vol.42, no. 1, pp. 123-133, Jan 2007.
- [6] A. M. Sodagar, G. E. Perlin, Y. Yao, K. Najafi, and K. D. Wise, "An implantable 64-channel wireless microsystem for single-unit neural recording," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp. 2591-2604, Sep. 2009.
- [7] M. Rizk, C. Bossetti, T. Jochum, S. Callender, M. Nicolelis, D. Turner, and P. D. Wolf, "A fully implantable 96-channel neural data acquisition system," *IOP J. Neural Eng.*, no. 6, pp. 1-14, 2009.
- [8] P. Robert, B. Gosselin, A. E. Ayoub, M. Sawan, "An ultra low power SARADC for implantable sensing devices," in *Proc. IEEE International Midwest Symposium on Circuits and Systems*, vol 1, pp 7-11.
- [9] Pouya Kamalinejad, Shahriar Mirabbasi, and Victor C. M. Leung, "An Ultra low power SAR ADC with an Area Efficient Architecture," in *Proc. 2011 IEEE International Symposium on Circuits and Systems*, pp 13-16.
- [10] M. Trakimas and S. R. Sonkusale, "an adaptive resolution ADC architecture for data compression in energy constrained sensing applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol.58, pp.921-934, May 2011.
- [11] Y. C. Chuang, S. F. Chen, S. Y. Huang, and Y. C. King, "Low-cost logarithmic CMOS image sensing by nonlinear analog-to-digital conversion," *IEEE Trans. Consum. Electron*, vol.51, no. 4, pp. 1212-1217, Nov. 2005.
- [12] J. N. Babanezhad and R. Gregorian, "Exponential gain control for non-linear analog-to-digital convertor," *U.S. Patent 4 975 701* 1990.
- [13] J. Guo and S. Sonkusale, "An area-efficient and low power logarithmic A/D convertor for current-mode sensor array," *IEEE Sensors J.*, vol.9, no. 12, pp. 2042-2043, Dec. 2009.
- [14] J. Lee, J. Kang, S. Park, J. S. Seo, J. Anders, J. Guilherme, and M. P. Flynn, "A 2.5 mW 80 dB DR 36 dB SNDR 22MS/s logarithmic pipeline ADC," *IEEE J. Solid-State Circuits*, vol.44, no.10, pp. 2755-2765, Oct. 2009.
- [15] Mohsen Judy, Amir M. Sodagar, Reza Lotfi, and Mohammad Sawan, "Non-linear signal-specific ADC for Efficient Neural recording in Brain Machine Interfaces," *IEEE transactions on Biomedical Circuits and Systems*, vol. 8, no. 3, pp 371-381, June 2014.
- [16] T. O. Anderson, "Optimum Control logic for successive Approximation Analog to Digital Converters," *Computer Design*, vol 11, no. 7, pp 81-86.
- [17] www.physionet.org
- [18] Pratibha Dwivedi, D. K. Mishra, "A low power non-linear ADC for neural signal recoding in Brain Machine Interfaces," *IJSTE*, vol-1, no. 11, May 2015, ISSN: 2349-784X.